


PCIe RESET Buffered





Place these caps as close to the connector as possible

**CAP CER 10UF 20% 16V X6S
(0805)1.4MM H**

A schematic diagram showing a +12V BUS connected to two capacitors, C151 and C152, which are both labeled 150nF_16V. The capacitors are connected in parallel to ground.

Circuit diagram showing a 10uF capacitor (C15) connected to ground.

SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND
BUO	BRING UP ONLY

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2000 Advanced Micro Devices, Inc.
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires the purchase of a Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title **PCIE EDGE CONNECTOR**

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Friday, October 08, 2010	Rev 01
--------------------------------	--------


Sheet 1 of 25

Title	PCIE EDGE CONNECTOR
-------	---------------------



Doc No. 105-C305YY-00A

<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices, Inc. The AMD Board schematic and design is the exclusive property of AMD, Inc. and is provided only to entities under a non-disclosure agreement with AMD. This document and its contents are not to be distributed or disclosed in any form without the express written permission of AMD. Any unauthorized use or reproduction is strictly prohibited. Use of this schematic and design for any purpose other than that evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, without limitation, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.</p>	<p>Advanced Micro Devices Inc. AMD 1 Commerce Valley Drive East Markham, Ontario</p> <p>Date: Friday, October 06, 2010 Sheet 2 of 25</p> <p>Rev 01</p>
<p>Title ASIC PCIE Interface</p>	<p>Doc No. 105-C205XX-00A</p>

(3) CAYMEN MEM Interface Ch A&B



(4) CAYMEN MEM Interface Ch C&D



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices, Inc.
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic or design, including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of this schematic or design.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




Date: Friday, October 08, 2010	Rev 01
Sheet 4 of 25	


Title ASIC Memory Ch C & D

Doc No.	105-C205XX-00A
---------	----------------

(5) GDDR5 Memory Channel A



(6) GDDR5 Memory Channel B



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East




Date: Friday, October 08, 2010
Sheet 6 of 25

Rev 01


Title	GDDR5 Ch B
-------	------------

Doc No.	105-C205XX-00A
---------	----------------

(7) GDDR5 Memory Channel C



(8) GDDR5 Memory Channel D




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario


Date: Friday, October 08, 2010		Rev 01
Sheet 8 of 25		

Title	GDDR5 Ch D	Doc No.	105-C205XX-00A
-------	------------	---------	----------------

(09) CAYMEN GPIOs Strap CF XTAL OSC



(10) CAYMEN DAC




(11) CAYMEN TMD5 A&B


Please pay attention to the grounding strategies for these filter capacitors to maintain a close loop for current.


Optional ESD protection diodes

D1700	2	1	ESD5V3U1U-02LRH	ABTX2P
D1701	2	1	ESD5V3U1U-02LRH	ABTX2M
D1702	2	1	ESD5V3U1U-02LRH	ABTX1P
D1703	2	1	ESD5V3U1U-02LRH	ABTX1M
D1704	2	1	ESD5V3U1U-02LRH	ABTX0P
D1705	2	1	ESD5V3U1U-02LRH	ABTX0M
D1706	2	1	ESD5V3U1U-02LRH	ABTXCP
D1707	2	1	ESD5V3U1U-02LRH	ABTXCM
D1708	2	1	ESD5V3U1U-02LRH	ABTXSP
D1709	2	1	ESD5V3U1U-02LRH	ABTXSM
D1710	2	1	ESD5V3U1U-02LRH	ABTX4P
D1711	2	1	ESD5V3U1U-02LRH	ABTX4M
D1712	2	1	ESD5V3U1U-02LRH	ABTX3P
D1713	2	1	ESD5V3U1U-02LRH	ABTX3M





(12) CAYMEN DP C&D




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices Inc. The AMD Logo schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD. Any other reproduction or distribution of this schematic or design is strictly prohibited. Use of this schematic and design for any purpose other than that evaluation requires a license. License Agreement with AMD makes no representations or warranties of any kind regarding this schematic and design, including, without limitation, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for consequences resulting from use of the information included herein.		Advanced Micro Devices Inc.  1 Commerce Valley Drive East Markham, Ontario	
Date: Friday, October 08, 2010		Rev 01	
Sheet 12 of 25		Doc No. 105-C205X-00A	
Title mini PC D / D			

(13) CAYMEN LVTMDP E&F



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices, Inc. The AMD Board schematic and design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement with AMD. This document is confidential. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Advanced Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, without limitation, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.		Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario 	
Title TMSD EF		Date: Friday, October 08, 2010 Rev 01	
Sheet 13 of 25		Doc No. 105-C205XX-00A	

(14) CAYMEN Power



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD,
and is provided only to entities under a non-disclosure agreement
with AMD for evaluation purposes. Further distribution or disclosure
is strictly prohibited. Use of this schematic and design for any purpose
other than evaluation requires a Board Technology License Agreement
with AMD. AMD makes no representations or warranties of any kind
regarding this schematic and design, including, not limited to,
any implied warranty of merchantability or fitness for a particular
purpose, and disclaims responsibility for any consequences resulting
from use of the information included herein.

Advanced Micro Devices Inc.



Date: Friday, October 08, 2010

Rev	
-----	--

Sheet 14 of 25





25

Doc No.	105-C205XX-00A
---------	----------------



Title	ASIC POWER
-------	------------

(15) CAYMEN GND


UIP			UIQ		
AD20	VSS#34	AR20	B21	VSS#203	P31
AD21	VSS#35	AP17	B9	VSS#218	P34
AD22	VSS#36	AP18	B11	VSS#219	P37
AD34	VSS#37	AP20	B12	VSS#198	P45
AD35	VSS#38	AP21	B17	VSS#199	P45
AD36	VSS#39	AP22	B15	VSS#201	P32
AD37	VSS#40	AP23	B16	VSS#202	R6
AD38	VSS#41	AP24	B17	VSS#203	R16
AD39	VSS#42	AP25	B18	VSS#204	R19
AD40	VSS#43	AP26	B19	VSS#205	R22
AD41	VSS#44	AP27	B20	VSS#206	R25
AD42	VSS#45	AP28	B21	VSS#207	R32
AD43	VSS#46	AP29	B22	VSS#208	R38
AD44	VSS#47	AP30	B23	VSS#209	R48
AD45	VSS#48	AP31	B24	VSS#210	R52
AD46	VSS#49	AP32	B25	VSS#211	T8
AD47	VSS#50	AP33	B26	VSS#212	T40
AD48	VSS#51	AP34	B27	VSS#213	U14
AD49	VSS#52	AP35	B28	VSS#214	U16
AD50	VSS#53	AP36	B29	VSS#215	U2
AD51	VSS#54	AP37	B30	VSS#216	U45
AD52	VSS#55	AP38	B31	VSS#217	U46
AD53	VSS#56	AP39	B32	VSS#218	U47
AD54	VSS#57	AP40	B33	VSS#219	U48
AD55	VSS#58	AP41	B34	VSS#220	U49
AD56	VSS#59	AP42	B35	VSS#221	U50
AD57	VSS#60	AP43	B36	VSS#222	U51
AD58	VSS#61	AP44	B37	VSS#223	U52
AD59	VSS#62	AP45	B38	VSS#224	U53
AD60	VSS#63	AP46	B39	VSS#225	U54
AD61	VSS#64	AP47	B40	VSS#226	U55
AD62	VSS#65	AP48	B41	VSS#227	U56
AD63	VSS#66	AP49	B42	VSS#228	U57
AD64	VSS#67	AP50	B43	VSS#229	U58
AD65	VSS#68	AP51	B44	VSS#230	U59
AD66	VSS#69	AP52	B45	VSS#231	U60
AD67	VSS#70	AP53	B46	VSS#232	U61
AD68	VSS#71	AP54	B47	VSS#233	U62
AD69	VSS#72	AP55	B48	VSS#234	U63
AD70	VSS#73	AP56	B49	VSS#235	U64
AD71	VSS#74	AP57	B50	VSS#236	U65
AD72	VSS#75	AP58	B51	VSS#237	U66
AD73	VSS#76	AP59	B52	VSS#238	U67
AD74	VSS#77	AP60	B53	VSS#239	U68
AD75	VSS#78	AP61	B54	VSS#240	U69
AD76	VSS#79	AP62	B55	VSS#241	U70
AD77	VSS#80	AP63	B56	VSS#242	U71
AD78	VSS#81	AP64	B57	VSS#243	U72
AD79	VSS#82	AP65	B58	VSS#244	U73
AD80	VSS#83	AP66	B59	VSS#245	U74
AD81	VSS#84	AP67	B60	VSS#246	U75
AD82	VSS#85	AP68	B61	VSS#247	U76
AD83	VSS#86	AP69	B62	VSS#248	U77
AD84	VSS#87	AP70	B63	VSS#249	U78
AD85	VSS#88	AP71	B64	VSS#250	U79
AD86	VSS#89	AP72	B65	VSS#251	U80
AD87	VSS#90	AP73	B66	VSS#252	U81
AD88	VSS#91	AP74	B67	VSS#253	U82
AD89	VSS#92	AP75	B68	VSS#254	U83
AD90	VSS#93	AP76	B69	VSS#255	U84
AD91	VSS#94	AP77	B70	VSS#256	U85
AD92	VSS#95	AP78	B71	VSS#257	U86
AD93	VSS#96	AP79	B72	VSS#258	U87
AD94	VSS#97	AP80	B73	VSS#259	U88
AD95	VSS#98	AP81	B74	VSS#260	U89
AD96	VSS#99	AP82	B75	VSS#261	U90
AD97	VSS#100	AP83	B76	VSS#262	U91
AD98	VSS#101	AP84	B77	VSS#263	U92
AD99	VSS#102	AP85	B78	VSS#264	U93
AD100	VSS#103	AP86	B79	VSS#265	U94
AD101	VSS#104	AP87	B80	VSS#266	U95
AD102	VSS#105	AP88	B81	VSS#267	U96
AD103	VSS#106	AP89	B82	VSS#268	U97
AD104	VSS#107	AP90	B83	VSS#269	U98
AD105	VSS#108	AP91	B84	VSS#270	U99
AD106	VSS#109	AP92	B85	VSS#271	U100
AD107	VSS#110	AP93	B86	VSS#272	U101
AD108	VSS#111	AP94	B87	VSS#273	U102
AD109	VSS#112	AP95	B88	VSS#274	U103
AD110	VSS#113	AP96	B89	VSS#275	U104
AD111	VSS#114	AP97	B90	VSS#276	U105
AD112	VSS#115	AP98	B91	VSS#277	U106
AD113	VSS#116	AP99	B92	VSS#278	U107
AD114	VSS#117	AP100	B93	VSS#279	U108
AD115	VSS#118	AP101	B94	VSS#280	U109
AD116	VSS#119	AP102	B95	VSS#281	U110
AD117	VSS#120	AP103	B96	VSS#282	U111
AD118	VSS#121	AP104	B97	VSS#283	U112
AD119	VSS#122	AP105	B98	VSS#284	U113
AD120	VSS#123	AP106	B99	VSS#285	U114
AD121	VSS#124	AP107	B100	VSS#286	U115
AD122	VSS#125	AP108	B101	VSS#287	U116
AD123	VSS#126	AP109	B102	VSS#288	U117
AD124	VSS#127	AP110	B103	VSS#289	U118
AD125	VSS#128	AP111	B104	VSS#290	U119
AD126	VSS#129	AP112	B105	VSS#291	U120
AD127	VSS#130	AP113	B106	VSS#292	U121
AD128	VSS#131	AP114	B107	VSS#293	U122
AD129	VSS#132	AP115	B108	VSS#294	U123
AD130	VSS#133	AP116	B109	VSS#295	U124
AD131	VSS#134	AP117	B110	VSS#296	U125
AD132	VSS#135	AP118	B111	VSS#297	U126
AD133	VSS#136	AP119	B112	VSS#298	U127
AD134	VSS#137	AP120	B113	VSS#299	U128
AD135	VSS#138	AP121	B114	VSS#300	U129
AD136	VSS#139	AP122	B115	VSS#301	U130
AD137	VSS#140	AP123	B116	VSS#302	U131
AD138	VSS#141	AP124	B117	VSS#303	U132
AD139	VSS#142	AP125	B118	VSS#304	U133
AD140	VSS#143	AP126	B119	VSS#305	U134
AD141	VSS#144	AP127	B120	VSS#306	U135
AD142	VSS#145	AP128	B121	VSS#307	U136
AD143	VSS#146	AP129	B122	VSS#308	U137
AD144	VSS#147	AP130	B123	VSS#309	U138
AD145	VSS#148	AP131	B124	VSS#310	U139
AD146	VSS#149	AP132	B125	VSS#311	U140
AD147	VSS#150	AP133	B126	VSS#312	U141
AD148	VSS#151	AP134	B127	VSS#313	U142
AD149	VSS#152	AP135	B128	VSS#314	U143
AD150	VSS#153	AP136	B129	VSS#315	U144
AD151	VSS#154	AP137	B130	VSS#316	U145
AD152	VSS#155	AP138	B131	VSS#317	U146
AD153	VSS#156	AP139	B132	VSS#318	U147
AD154	VSS#157	AP140	B133	VSS#319	U148
AD155	VSS#158	AP141	B134	VSS#320	U149
AD156	VSS#159	AP142	B135	VSS#321	U150
AD157	VSS#160	AP143	B136	VSS#322	U151
AD158	VSS#161	AP144	B137	VSS#323	U152
AD159	VSS#162	AP145	B138	VSS#324	U153
AD160	VSS#163	AP146	B139	VSS#325	U154
AD161	VSS#164	AP147	B140	VSS#326	U155
AD162	VSS#165	AP148	B141	VSS#327	U156
AD163	VSS#166	AP149	B142	VSS#328	U157
AD164	VSS#167	AP150	B143	VSS#329	U158
AD165	VSS#168	AP151	B144	VSS#330	U159
AD166	VSS#169	AP152	B145	VSS#331	U160
AD167	VSS#170	AP153	B146	VSS#332	U161
AD168	VSS#171	AP154	B147	VSS#333	U162
AD169	VSS#172	AP155	B148	VSS#334	U163
AD170	VSS#173	AP156	B149	VSS#335	U164
AD171	VSS#174	AP157	B150	VSS#336	U165
AD172	VSS#175	AP158	B151	VSS#337	U166
AD173	VSS#176	AP159	B152	VSS#338	U167
AD174	VSS#177	AP160	B153	VSS#339	U168
AD175	VSS#178	AP161	B154	VSS#340	U169
AD176	VSS#179	AP162	B155	VSS#341	U170
AD177	VSS#180	AP163	B156	VSS#342	U171
AD178	VSS#181	AP164	B157	VSS#343	U172
AD179	VSS#182	AP165	B158	VSS#344	U173
AD180	VSS#183	AP166	B159	VSS#345	U174
AD181	VSS#184	AP167	B160	VSS#346	U175
AD182	VSS#185	AP168	B161	VSS#347	U176
AD183	VSS#186	AP169	B162	VSS#348	U177
AD184	VSS#187	AP170	B163	VSS#349	U178
AD185	VSS#188	AP171	B164	VSS#350	U179
AD186	VSS#189	AP172	B165	VSS#351	U180
AD187	VSS#190	AP173	B166	VSS#352	U181
AD188	VSS#191	AP174	B167	VSS#353	U182
AD189	VSS#192	AP175	B168	VSS#354	U183
AD190	VSS#193	AP176	B169	VSS#355	U184
AD191	VSS#194	AP177	B170	VSS#356	U185
AD192	VSS#195	AP178	B171	VSS#357	U186
AD193	VSS#196	AP179	B172	VSS#358	U187
AD194	VSS#197	AP180	B173	VSS#359	U188
AD195	VSS#198	AP181	B174	VSS#360	U189
AD196	VSS#199	AP182	B175	VSS#361	U190
AD197	VSS#200	AP183	B176	VSS#362	U191
AD198	VSS#201	AP184	B177	VSS#363	U192
AD199	VSS#202	AP185	B178	VSS#364	U193
AD200	VSS#203	AP186	B179	VSS#365	U194
AD201	VSS#204	AP187	B180	VSS#366	U195
AD202	VSS#205	AP188	B181	VSS#367	U196
AD203	VSS#206	AP189	B182	VSS#368	U197
AD204	VSS#207	AP190	B183	VSS#369	U198
AD205	VSS#208	AP191	B184	VSS#370	U199
AD206	VSS#209	AP192	B185	VSS#371	U200
AD207	VSS#210	AP193	B186	VSS#372	U201
AD208	VSS#211	AP194	B187	VSS#373	U202
AD209	VSS#212	AP195	B188	VSS#374	U203
AD210	VSS#213	AP196	B189	VSS#375	U204
AD211	VSS#214	AP197	B190	VSS#376	U205
AD212	VSS#215	AP198	B191	VSS#377	U206
AD213	VSS#216	AP199	B192	VSS#378	U207
AD214	VSS#217	AP200	B193	VSS#379	U208
AD215	VSS#218	AP201	B194	VSS#380	U209
AD216	VSS#219	AP202	B195	VSS#381	U210
AD217	VSS#220	AP203	B196	VSS#382	U211
AD218	VSS#221	AP204	B197	VSS#383	U212
AD219	VSS#222	AP205	B198	VSS#384	U213
AD220	VSS#223	AP206	B199	VSS#385	U214
AD221	VSS#224	AP207	B200	VSS#386	U215
AD222	VSS#225	AP208	B201	VSS#387	U216
AD223	VSS#226	AP209	B202	VSS#388	U217
AD224	VSS#227	AP210	B203	VSS#389	U218
AD225	VSS#228	AP211	B204	VSS#390	U219
AD226	VSS#229	AP212	B205	VSS#391	U220
AD227	VSS#230	AP213	B206	VSS#392	U221
AD228	VSS#231	AP214	B207	VSS#393	U222
AD229	VSS#232	AP215	B208	VSS#394	U223
AD230	VSS#233	AP216	B209	VSS#395	U224
AD231	VSS#234	AP217	B210	VSS#396	U225
AD232	VSS#235	AP218	B211	VSS#397	U226
AD233	VSS#236	AP219	B212	VSS#398	U227
AD234	VSS#237	AP220	B213	VSS#399	U228
AD235	VSS#238	AP221	B214	VSS#400	U229
AD236	VSS#239	AP222	B215	VSS#401	U230
AD237	VSS#240	AP223	B216	VSS#402	U231
AD238	VSS#241	AP224	B217	VSS#403	U232
AD239	VSS#242	AP225	B218	VSS#404	U233
AD240	VSS#243	AP226	B219	VSS#405	U234
AD241	VSS#244	AP227	B220	VSS#406	U235
AD242	VSS#245	AP228	B221	VSS#407	U236
AD243	VSS#246	AP229	B222	VSS#408	U237
AD244	VSS#247	AP230	B223	VSS#409	U238
AD245	VSS#248	AP2			




OUTPUT MLCC





Output Bulk CAPs




INPUT CAP




(17) VDDCI




(18) MVDD




COMPENSATION CIRCUIT






FILTERED SMPS VCC





BOOT CIRCUIT




LDO #1: Vin = 2.3V to 3.6V MAX Vout = +1.8V +/- 2% Iout = 2.0A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling



LDO #2: Vin = +1.40V to 1.8VMAX Vout = +1V +/- 2% Iout = 1.5A (TBV) RMS MAX
PCB: 50 to 70mm sq. copper area for cooling




(20) CAYMEN POWER MGMNT




(22) CAYMEN Mechanical and Thermal Management

Use Q203 2020002300G, R200, R215, D1719 and C3609 for cheaper fan controller. Requires big change in fan table.







<p>CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices The AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement and is not to be reproduced, copied, or further distributed to any other party without prior approval of AMD. This document is not to be publicly provided. Use of this schematic and design for any purpose other than evaluation requires a Advanced Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, without limitation, any implied warranty of merchantability or fitness for a particular purpose, and disclaims any responsibility for consequences resulting from use of the information included herein.</p>	<p>Advanced Micro Devices Inc. 1 Commerce Valley Drive East Markham, Ontario</p>
<p>Title Mechanical & Thermal Management</p>	<p>Date: Friday, October 06, 2010 Rev 01 Sheet 22 of 25 Doc No. 105-C205X-00A</p>

(23) CAYMEN Debug Circuits




SWITCH CONNECTIONS TO PINSTRAPS





**RH CAYMAN GDDR5 2GB
64Mx32 mDP mDP HDMI
stacked-DVI**



Title

RH CAYMAN GDDR5 2GB 64Mx32 mDP mDP HDMI stacked-DVI

Schematic No.
105-C205XX-00A

Date:
Friday, October 08, 2010

REVISION HISTORY

NOTE: This schematic represents the PCB, it does not represent any specific SKU.
 For Stuffing options (component values, DNI's, ...) please consult the product specific BOM.
 Please contact AMD representative to obtain latest BOM closest to the application desired.

Rev	01
-----	----

Sch Rev	PCB Rev	Date
------------	------------	------

PCB Rev	Date
------------	------

Date

REVISION DESCRIPTION	
1	Initial design
2	Revised design
3	Final design

00029980 顏鑫
FOR MB維修課(丁德基)

MSI CONFIDENTIAL
RD(C)20110519001
ONLY